JEDEC JESD82-29-2009
Definition of the SSTE32882 Registering Clock Driver with Parity and Quad Chip Selects for DDR3 RDIMM Applications

Standard No.
JEDEC JESD82-29-2009
Release Date
2009
Published By
(U.S.) Joint Electron Device Engineering Council Soild State Technology Association
Status



Copyright ©2023 All Rights Reserved